• Skip to primary navigation
  • Skip to main content
  • Skip to footer
POETICS

POETICS

H2020 Research and Innovation project

  • Home
  • About
    • Concept
    • Objectives
    • Consortium
  • Dissemination
    • Public Documents
    • Publications
    • Press Releases
    • Media Gallery
    • Deliverables
    • POETICS Logo
  • News
  • Contact us

A new POETICS publication is now online

February 1, 2022

A new POETICS publication entitled “Novel Benes Network Routing Algorithm and Hardware Implementation” is now available online.

The publication is written by Dimitris Nikolaidis, Panos Groumas, Christos Kouloumentas and Hercules Avramopoulos.

According to the article’s abstract, Benes/Clos networks constitute a particularly important part of interconnection networks and have been used in numerous areas, such as multi-processor systems, data centers and on-chip networks. They have also attracted great interest in the field of optical communications due to the increasing popularity of optical switches based on these architectures. There are numerous algorithms aimed at routing these types of networks, with varying degrees of utility. Linear algorithms, such as Sun Tsu and Opferman, were historically the first attempt to standardize the routing procedure of this types of networks. They require matrix-based calculations, which are very demanding in terms of resources and in some cases involve backtracking, which impairs their efficiency. Parallel solutions, such as Lee’s algorithm, were introduced later and provide a different answer that satisfy the requirements of high-performance networks. They are, however, extremely complex and demand even more resources. In both cases, hardware implementations reflect their algorithmic characteristics. In this paper, we attempt to design an algorithm that is simple enough to be implemented on a small field programmable gate array board while simultaneously efficient enough to be used in practical scenarios. The design itself is of a generic nature; therefore, its behavior across different sizes (8 × 8, 16 × 16, 32 × 32, 64 × 64) is examined. The platform of implementation is a medium range FPGA specifically selected to represent the average hardware prototyping device. In the end, an overview of the algorithm’s imprint on the device is presented alongside other approaches, which include both hard and soft computing techniques.

▶️ You may read the publication at 🔗

 

 

 

Footer

POETICS

“CoPackaging of Terabit direct-detection and coherent Optical Engines and switching circuits in mulTI-Chip moduleS for Datacenter networks and the 5G optical fronthaul”

Call: H2020-ICT-2019-2
Topic: Application driven Photonics components
Type of Action: RIA
EU contribution: € 5.814.568,75
Duration: 48 months
Start date: 01.01.2020

Visitors

9127

Useful Links

Horizon 2020
Photonics21

Private Area

Consortium Private Area
Reviewer’s Area

Follow Us

  • LinkedIn
  • Twitter
  • YouTube

This project has received funding from the European Union’s Horizon 2020 Research and Innovation Programme under G.A No 871769 and it is an initiative of the Photonics Public Private Partnership

Copyright © 2025 · POETICS | Carried & Supported by botLane